

SN74LS73N

Product Introduction

The SN74LS73N integrates two sets of JK flip-flops triggered by descent edge. Each JK flip-flop has a clear "0" function input (CLR).

Product Features


- Integrating 2 sets of JK triggers
- Fully compatible with TTL/DTL input and output logic level
- With clear "0" function input terminal (CLR)
- Package : DIP14, SOP14

Product Applications

- Digital logic driver
- Industrial control applications
- Other application areas Battery-powered equipment

Package and Pin Assignment

SOP14 or DIP14.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Input 1CK	14	Input 1J
2	Input 1CLR	13	Output 1 \bar{Q}
3	Input 1K	12	Output 1Q
4	Supply VCC	11	Supply GND
5	Input 2CK	10	Input 2K
6	Input 2CLR	9	Output 2Q
7	Input 2J	8	Output 2 \bar{Q}




Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_I	7	V
Power dissipation	P_D	500	mW
Operating temperature	T_A	0-70	$^{\circ}C$
Storage temperature	T_S	-65-150	$^{\circ}C$
welding temperature	T_W	260	$^{\circ}C, 10s$

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

■ Block Diagram



■ Function Table

Inputs				Outputs	
Clear	Clock	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	↓	L	L	Q ₀	\bar{Q}_0
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	Toggle	
H	H	X	X	Q ₀	\bar{Q}_0

H; high level, L; low level, X; irrelevant, ↓; transition from high to low level,

Q₀; level of Q before the indicated steady-state input conditions were established.

\bar{Q}_0 ; complement of Q₀ or level of Q before the indicated steady-state input conditions were established.

Toggle; each output changes to the complement of its previous level on each active transition indicated by ↓.

■ Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit
Supply voltage	V _{CC}	4.75	5.00	5.25	V
Output current	I _{OH}	—	—	-400	uA
	I _{OL}	—	—	8	mA
Operating temperature	T _{opr}	0		60	°C
Pulse width	CK(Clock High)	t _w	50	—	ns
	CLR(Clear Low)	t _w	50	—	
Setup time	"H"Data	t _{su}	50↓	—	ns
	"L"Data	t _{su}	50↓	—	
Hold time	t _h	0↓	—	—	ns

Note: ↓: The arrow indicates the falling edge.

Electrical Characteristics (T_a=25°C, Unless specified)

Item		Symbol	Min	Tpy	Max	Unit	Conditions	
Input voltage		V _{IH}	2	—	—	V		
		V _{IL}	—	—	0.8	V		
Output voltage		V _{OH}	2.7	3.5	—	V	I _{OH} =-400uA	VCC=4.75V, V _{IL} =0.8V
		V _{OL}	—	0.15	0.4	V	I _{OL} =4mA	VCC=4.75V, V _{IH} =2V
			—	0.28	0.5			
Input current	J、K	I _{IH}	—	0.1	20	uA	VCC=5.25V, V _I =2.7V	
	Clear		—	0.1	60			
	Clock		—	0.1	80			
	J、K	I _{IL}	—	0.1	-0.4	mA	VCC=5.25V, V _I =0.4V	
	Clear		—	0.1	-0.8			
	Clock		—	0.1	-0.8			
	J、K	I _I	—	0.1	100	uA	VCC=5.25V, V _I =7V	
	Clear		—	0.1	300			
	Clock		—	0.1	400			
Short-circuit output current *		I _{OS}	-20	-35	-100	mA	VCC=5.25V	
Supply current **		I _{CC}	—	2.7	6	mA	VCC=5.25V	
Input clamp voltage		V _{IK}	—	0.9	-1.5	V	VCC=4.75V, I _I = -18mA	


Note1: *only one output port is short circuited each time, and the short circuit time is not more than one second.

Note 2: **With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At time of measurement, the clock input is founded.

Switching Characteristics (T_a=25°C, Unless specified)

Item	Symbol	Input	Output	Min	Tpy	Max	Unit	Conditions
Propagation delay time	t _{PLH}	Clear	Q _o 、Q _o	—	13	—	ns	VCC=5V, C _L =15pF R _L =2KΩ
	t _{PHL}	Clock	o	—	25	—	ns	


Timing Definition



■ Testing Method

1、 t_{PLH} 、 t_{PHL} (Clock \rightarrow Q, \bar{Q})


Test Circuit :



Notes:

1. Only one trigger is tested at a time.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. All diode models are 1S2074 (H).


Waveform :



Note: Clock input pulse: $t_{TLH}=t_{THL}=20$ ns, PRR = 1 MHz, duty cycle = 50% .

2、 t_{PHL} (Clear \rightarrow Q), t_{PLH} (Clear $\rightarrow\bar{Q}$)


Test Circuit :



Notes:

1. Only one trigger is tested at a time.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. All diode models are 1S2074 (H).

Waveform :



Note: Clear and clock input pulse: $t_{TLH} = t_{THL} = 20$ ns, PRR = 1 MHz, duty cycle = 50%

■ Package Dimensions

Unit : mm / inch

DIP14

